

PATENT NUMBER

**U.S. UTILITY Patent Application**

**O.I.P.E.**

PATENT DATE

SCANNED AS A on 4.6

APPLICATION NO.  
09/663021

CONT/PRIOR  
D

**CLASS**  
257

**SUBCLASS**  
750

ART UNIT  
2814

EXAMINER

## APPLICANTS

Kai Young

Self-aligned semiconductor interconnect barrier and manufacturing method therefor

PTO-2040  
12/29

	<b>Section Div.</b>		<b>App. Div.</b>	<b>Pat. Pg.</b>	<b>Title</b>
<b>For the term of this patent</b> extending to _____ (year) beginning on _____  <b>For the term of this patent (or)</b> and ending beyond the expiration date of U.S. Patent No. _____  _____	<b>(Assistant Examiner)</b> _____ <b>(Date)</b> _____				<b>NOTICE OF ALLOWANCE GRANTED</b>
					<b>ISSUE FEE</b>
	<b>(Primary Examiner)</b> _____ <b>(Date)</b> _____			<b>Amount Due</b>	<b>Date Paid</b>
<input type="checkbox"/> The terminal _____ months of this patent have been disclaimed.	<b>(Legal Instruments Examiner)</b> _____ <b>(Date)</b> _____				<b>ISSUE BATCH NUMBER</b>
<b>WARNING:</b> The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 189 and 320. Prosecution outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.					

Form PTO-422  
(Rev. 8/73)

FILED WITH: ☐ DISK (CRF) ☐ FICHE ☐ CD-ROM  
(Attached in packet on right inside box)

(FACE)